IN THE CLAIMS:

- 1. (Currently amended) A method of testing an integrated circuit structure comprising the steps of:
- providing a semiconductor wafer containing a set of chip locations for forming a set of integrated circuits therein;

fabricating in said wafer a set of transistors specific to a particular integrated circuit in said chip locations;

before electrical completion of said integrated circuit, connecting at least one subset of <u>said set of</u> transistors by a lithographic process in at least one chip location in a test interconnect arrangement using interconnect levels close to <u>semiconductor material</u> in said semiconductor <u>wafer material</u>; and testing at least one parameter of said subset of transistors.

- 2. (currently amended) A method according to claim 1, in which said test arrangement is constructed using only a first interconnect level above said set of transistors and the test is performed before further interconnect levels are formed.
- 3. (currently amended) A method according to claim 1, in which said test arrangement is constructed using both a first and second interconnect

level above said set of transistors <u>and the test is performed before further</u> interconnect levels are formed.

- 4. (original) A method according to claim 1, in which said subset is a portion of an integrated circuit.
- 5. (original) A method according to claim 1, in which said subset is a subcircuit module of an integrated circuit.
- 6. (original) A method according to claim 2, in which said subset is a subcircuit module of said integrated circuit.
- 7. (original) A method according to claim 1, in which said subset comprises at least two subcircuit modules of said integrated circuit.
- 8. (original) A method according to claim 1, in which said test comprises providing an input test vector and recording output signals from said test structure.
- 9. (original) A method according to claim 1, further comprising a step of removing said test interconnect arrangement and depositing an interconnect layer of said integrated circuit in replacement thereof.

10. (currently amended) A method according to claim 9, in which said test arrangement is constructed using only a first interconnect level above said set of transistors and the test is performed before further interconnect levels are formed.

0

- 11. (currently amended) A method according to claim 9, in which said test arrangement is constructed using both a first and second interconnect level above said set of transistors and the test is performed before further interconnect levels are formed.
- 12. (original) A method according to claim 9, in which said subset is a portion of an integrated circuit.
- 13. (original) A method according to claim 9, in which said subset is a subcircuit module of an integrated circuit.
- 14. (original) A method according to claim 10, in which said subset is a subcircuit module of said integrated circuit.
- 15. (original) A method according to claim 9, in which said subset comprises at least two subcircuit modules of said integrated circuit.

- 16. (original) A method according to claim 9, in which said test comprises providing an input test vector and recording output signals from said test structure.
- 17. (currently amended) A method of manufacturing integrated circuits with an integrated circuit process comprising the steps of: providing a set of semiconductor wafers containing a set of chip locations for forming a set of integrated circuits therein; fabricating a set of transistors specific to a particular integrated circuit in said wafers in said chip locations; before electrical completion of said integrated circuit, connecting at least one subset of said set of transistors by a lithographic process in at least one chip location in a test interconnect arrangement using interconnect levels close to semiconductor material in said semiconductor wafer material;
- chip location in a test interconnect arrangement using interconnect levels close to semiconductor material in said semiconductor wafer material; testing at least one parameter of said subset of transistors; and modifying a step in said integrated circuit process when a parameter of said subset of transistors is out of specification.
- 18. (currently amended) A method according to claim 17, in which said test arrangement is constructed using only a first interconnect level above said set of transistors and the test is performed before further interconnect levels are formed.

- 19. (currently amended) A method according to claim 17, in which said test arrangement is constructed using both a first and second interconnect level above said set of transistors and the test is performed before further interconnect levels are formed.
- 20. (original) A semiconductor wafer containing a set of chip locations for forming a set of integrated circuits therein and not containing a flexible tester surface;

each of said set of chip locations having a set of transistors specific to a particular integrated circuit in said wafer in said chip locations, in which; at least one chip location has a subset of transistors connected by a lithographic process in a test interconnect arrangement, different from a circuit interconnect arrangement, using interconnect levels close to semiconductor material in said semiconductor wafer material.